Abstract-The increasing demand for high-capacity nonvolatile memories in the electronic portable and media applications has required continuous scaling of the conventional FLASH memory technology beyond perceived limits. At the same time, system designers envision the use of novel memory technology may revolutionalize the organization of the memory hierarchy of processors and the design of SoC and SiP. This has resulted in the exploration of many alternate memory technologies like PCM, RRAM, STTRAM. In this paper we discuss some of our recent works on understanding the various aspects of PCM and RRAM.
I. INTRODUCTION
The amount of information storage in a hand-held device is increasing exponentially with the increase in the functional capabilities of such devices every year [1] . We need to store a large amount of information in a smaller device and there is also a need to access these data in a short time. This has resulted in the replacement of magnetic hard-drives with high storage density FLASH memories as solid-state drives for laptops and other hand-held applications. However the challenges faced in reliably scaling the FLASH technology beyond 2x nm and the desire to reduce the access time has resulted in the exploration of many alternative technologies including PCM and RRAM [1] . These technologies do not seem to pose any fundamental limits in scaling the device dimensions down to single-digit nanometer dimensions [6] and are highly competitive in terms of their speed, endurance, and retention properties to meet the demands of the future electronics industry [2] [20] . However there are a number of issues that are yet to be addressed [2] [7] [8] in these technologies especially in terms of understanding their physics of operation and improving their reliability to enable largescale integration of these memory devices. In this paper, we focus on some of the key aspects of PCM and RRAM such as understanding their physical mechanism of switching, reducing the power consumption, and also their use in other alternate applications that are beyond the conventional memory applications.
II. PHASE CHANGE MEMORY
Phase change memory (PCM) is one of the most promising emerging memory devices. It has the potential to combine DRAM-like features such as bit alteration, fast read and write, and good endurance and Flash-like features such as nonvolatility and a simple structure. PCM is expected to be a highly scalable technology extending beyond scaling limit of existing memory devices [3] . Prototypical PCM chips have been developed and are being tested for targeted memory applications [4] [5] [9] . However, a complete understanding of the fundamental physics behind PCM operation is still lacking because the key material in PCM devices, the chalcogenide, is relatively new for use in solid-state devices. Evaluation and development of PCM technology as successful mainstream memory devices require more study on PCM devices. The following section focuses on some of our recent works on understanding the key aspects of phase change memories such as the reset resistance drift, thermal disturbance, and the conduction mechanism. Fig. 1 . Microscope image of micro-thermal stage. Pt heater is integrated on top of the lateral phase change memory (PCM) cell. The inset 3D figure shows the MTS heater overlapped region over narrow phase change material programming region. After [12] .
A. Understanding Resistance Drift and Thermal Disturbance
using Micro Thermal Stage One of the major challenges for PCM is the drift in the resistance value in its reset state that makes it difficult to be used in multi-level applications. This drift behavior is highly temperature dependent and hence there is a need to study the nature of the drift by controlling the cell temperature [10] . Conventional approaches of using the hot-chuck to control the temperature have speed limitations due to the large thermal time constant of the chuck. But to better und need to extend these measurements to μs tim relevant for PCM operation. Hence a faster h which has a thermal time constant in microse We implement such a fast heater with a mic (MTS). Fig. 1 shows the lateral PCM cell int platinum micro-thermal stage [11] [12] . By generating Joule heat in the Pt heater, th the programming region of the PCM cell is c the heater is located only a 1μm away from region and also due to its smaller dimensions, constant of this structure is ~1μs extending t capability by up to 6 orders of magnitude conventional thermal stages. The power to th heater can be controlled precisely in a nearly controlling the voltage amplitude to the hea accurate control of the amount of temperatu range of temperatures that is calibrated based temperature co-efficient of resistance of the To measure the temperature dependence of coefficient, we vary the annealing temperatu 25˚C (no annealing) and 185˚C. The PCM cel and read at 25 ˚C without any heating from th heater. Fig. 2 (a) shows the R RESET drift over T A . Fig. 2(b) shows the R RESET drift coefficient the same data in Fig. 2 (a) for various T A . At the drift coefficient increases rapidly. At high drift coefficient increases slowly and even de due to the simultaneous crystallization. The RRESET drift coefficient dramatically changes dur annealing for small dA. After [12] .
In the practical scenario for PCM cell i annealing temperature cannot be constant b thermally disturbed by thermal disturbance [ an annealing pulse of fixed amplitude an derstand drift, we me scale which is heater is required econd time scale. cro-thermal stage tegrated with the he temperature of controlled. Since the programmed the thermal time the measurement compared to the he micro-thermal linear fashion by ater, resulting in ure rise for wide on the measured platinum heater. f the R RESET drift ure (T A ) between ll is programmed he micro-thermal time for various t calculated from low temperature, h temperature, the ecreases possibly as a function of time res (TA). After [12] .
The width of heating culated from Fig. 3(a) ring and right after in operation, the because cells are [11] . In this case nd duration was applied after a certain delay d A fr reset. Fig. 3 (a) shows that he R various d A . It can be seen that the time delay accelerates the drift pro the thermal disturbance reduces fo also be seen from the extracted drif 3 (b). This is because the decay accelerated initially by the annealin much change at later time delays. I the different annealing delays does n final cell resistance.
B. 1/f Noise Measurements
The amorphous phase of a PCM ce state comprising of a large number The electrical conduction in the am change material is by hopping thro also called as Poole-Frenkel condu these trap states or the trap spac determining the characteristics of threshold region. 1/f noise is one o to characterize the surface and oxi other electronic devices [14] . Hen PCM can give us valuable inform traps within the amorphous state. It noise is due to the random fluctuatio of atoms inside the amorphous fluctuations cause the mean trap localized states to fluctuate thereb number of available carriers r fluctuations. Measuring the powe current noise in the PCM devices w on the nature and number of traps material. The PCM cell similar to the o programmed to its fully reset stat measured at various bias values in The power spectral density of the bias values are shown in Fig 4 [17] follows a 1/f trend in the low fr spectral density is exponentially dep showing that the 1/f noise is an generation process in the amorpho om the time the device is R RESET drift over time with annealing pulse at shorter ocess whereas the effect of for larger delays. This can ft co-efficient values in Fig  ying of the trap states is ng pulse and does not cause It should also be noted that not cause any change in the ell is of a highly disordered of traps or localized states. morphous state of the phase ough these localized states uction [13] . The density of ing plays a major role in the PCM cell in the subof the tools commonly used ide traps in MOSFETs and nce measuring 1/f noise in mation on the nature of the t has been proposed that 1/f ons of the atoms or clusters GST [15] . These atomic p energy of the different by causing a change in the resulting in the current er spectral density of the would give us further details s present in the amorphous e measured in a fully reset PCM ent bias values.
one described in [16] was te. The 1/f noise was then n the sub-threshold region. e current noise for various . The noise spectral density requency regime. Also the pendent on the bias voltage n indicator of the current ous material, which in this case is believed to follow Poole-Frenkel mechanism. Further experiments on measuring 1/f noise at different temperatures and different programmed resistances can give us additional information on the nature of traps and the conduction mechanism. Measurement of the Random Telegraph Signal in PCM cells will also help reveal the relaxation times of the fluctuation process that causes the 1/f noise [18] .
III. RESISTIVE SWITCHING RANDOM ACCESS MEMORY
Metal oxide resistive random access memory (RRAM) is one of the most competitive candidates for future non-volatile memory applications due to its simple structure, fast switching speed (~10 ns), great scalability (<30 nm), and compatibility with current CMOS technology [19] [20] . The mechanism of resistive switching phenomenon in metal oxides has been widely attributed to the formation/rupture of conductive filaments (CFs) which may be associated with the migration of oxygen vacancies or metal precipitates [21] . Many reports show that the electrode/oxide interface property would affect the switching modes [22] : if a noble metal such as Pt, Ru is used as the electrode, usually the unipolar switching (reset occurs at the same polarity as set) is observed; if an oxidizable metal such as Ti, TiN, TaN is used as electrode (reset occurs at the opposite polarity as set), usually the bipolar reset is seen. It has been suggested that the unipolar reset is a Joule heatingdriven process, while the bipolar reset is a field-driven ion migration process. The key challenges hindering RRAM from large-scale manufacturing includes poor switching and resistance uniformity, relatively large reset current, and a lack of a clear physical picture of the switching mechanism. Significant parameter fluctuations exist in the switching voltages and the resistances, including temporal fluctuations (cycle to cycle) and spatial fluctuations (device to device). Furthermore the requirement of high current density selection devices [20] to provide for the large peak reset current during the switching process imposes great challenges for large array integration [23] . Recent work in the literature show HfOx to be the most attractive RRAM material [24] [25] [26] . We further explore the switching properties of HfO x and AlO x based RRAM to achieve low power, reliable and fast switching devices. A. HfOx/AlOx bi-layer RRAM: improved switching uniformity, multilevel storage capability and energy-efficient programming scheme RRAM devices of TiN/HfO x /AlO x /Pt stacks with 0.5×0.5 µm 2 active cell area were fabricated [27] . 5 nm AlO x and 5 nm HfO x was deposited by atomic layer deposition (ALD) method. Fig. 5(a) shows the DC sweep I-V characteristics of the bilayer sample and the single HfO x layer control sample. Bipolar switching behavior is shown probably due to the TiN oxygen reservoir effect. Fig. 5(b) shows less dispersion of the set/reset voltages in the bi-layer sample than those in the single-layer samples obtained by 200 DC sweep cycles. Besides the switching voltages, the resistances in either high or low resistance states are also more tightly distributed in bi-layer samples as compared to the single-layer samples. These results suggest that materials engineering by stacking oxides multilayers may help improve switching uniformity. To explore the multilevel storage capability in RRAM, we found that it was possible to modulate the resistance states during the reset process by varying the reset voltages. Fig. 6 The resistances distribution of four levels in the HfOx/AlOx bi-layer sample. "00" was achieved by +2.5 V/50 ns pulse, and "01", "10", "11" were achieved by -2.3 V/ 50 ns, -2.6V/ 50 ns, -3 V/50 ns pulses, respectively. Fig. 6 shows possible 2-bit storage potential for the bi-layer sample. The resistance distribution of one set state and three reset states were obtained by varying the reset pulse amplitudes. The intermediate states during the reset process were achieved by partially rupturing the CFs. Besides the programming scheme by varying the reset pulse amplitudes, there are other feasible methods to achieve multilevel states. For example, the two equivalent pulse programming schemes [28] can give the same resistance modulation capability: one is to linearly increase the reset pulse amplitudes; the other is to exponentially increase the reset pulse width. The two schemes are equivalent because of the observed voltage-time relationship in the switching dynamics: the oxygen ion migration velocity exponentially depends on the applied electric field [28] . Fig. 7 shows the simulated reset time and reset energy versus the applied voltage according to our developed oxygen ion migration model [27] .
Both schemes can achieve the target multilevel resistances. Therefore, we came to a question which programming scheme is better? We performed the transient current response waveform measurement to evaluate the energy consumption of these two schemes: to obtain the same target resistance (~50 k Ω) from an initial resistance (~10 kΩ), a shorter and larger pulse (-2.3 V/50 ns) would consume 7.4 pJ while a longer and smaller pulse (-2 V/500 ns) would consume 60.9 pJ [28] . Fig. 7 shows the simulated reset time and reset energy versus the applied voltage according to an oxygen ion migration model [28] . We can see that with the increase of voltage, the reset time and reset energy exponentially decreases, and sub-pJ energy consumption is achievable in RRAM operations. The programming scheme with varying pulse amplitudes is an energy efficient scheme for future high-speed RRAM arrays for multi-bit application. 
B. Al2O3 based RRAM using Atomic Layer Deposition (ALD)
with 1µA RESET Current One challenge for the RRAM device is power consumption. Most RRAM devices reported in the early literatures show typical switching current in the order of mA or hundreds of μA. Using ALD grown oxide for Al/Al 2 O 3 /Pt, Wu et al. [29] have demonstrated exceptionally low reset current of ~1μA as shown in Fig 8. The low switching current substantially increases the LRS resistance to several hundreds of MΩ and this can potentially allow for ultra-large scale memory arrays without selection devices because the sneak leakage currents are significantly reduced due to the high LRS resistance.
IV. CONCLUSION
In this paper, we reviewed some of the recent work on phase change and resistive change memories. The key challenge facing the PCM is in the reduction of its reset current and mitigating the effect of drift. Understanding the physical mechanism of switching and drift can go a long way in making reliable multi-level PCM arrays. For RRAM, the major challenge lies in improving the uniformity in the device switching behavior and understanding the physical mechanism involved in switching. 
